Abstract-In this paper, we propose a simplified model for easy estimation of design parameters and quick analysis of inductive adder modulators. Analytical method is used to deduct the simplified circuit model. This model offers an easy way to understand the behavior of the inductive-adder modulator circuits and provides designers a helpful tool to estimate critical parameters such as pulse rise time, system impedance, number of adder stages, etc. Computer simulations demonstrate that parameter estimation based on simplified circuit model is fairly accurate as compared to original circuit. Furthermore, this approach can be used in the early stages of system development to assist the feasibility study of the project and to aid geometry selection and parameter selection of critical components.
I. INTRODUCTION
The demonstration of ARM-II solid-state modulator at LLNL in 1998 opened a new era in pulsed power modulator technology [1] - [3] . This modulator was based on induction voltage adder (IVA) topology. Other systems built on the same principle such as DARHT-II kicker modulator and the prototype AHF kicker modulator further revealed the amazing capabilities of this new technology. Scientists and engineers elsewhere are eager to try to expand this modulator topology to other applications.
However, there is very little literature to help people to understand the parameter range and feasibilities of induction adder modulator in design and development process. During our effort to build a solid-state induction adder modulator, we frequently encountered inquiries of achievable parameters of multi-stack modulator. Primary inquiries are voltage or current amplitude, pulse rise time and fall time, pulse duration range, pulse repetition rate, and ability to generate arbitrary pulse waveforms.
In [4] and [5] a single cell circuit model of IVA was given, as in Fig. 1 , where SW is the main switch, C S is the capacitance of energy storage capacitor, R is the parallel resistor, L K is core leakage inductance, L P is primary core inductance, and L 1 and C 1 are the distributed inductance and capacitance of stalk per stack section length.
When the main switch SW is closed, the state space description of single cell circuit is shown in Fig. 2 
II. THE OUTPUT IMPEDANCE AND TRANSMISSION DELAY TIME ESTIMATIONS
Traditionally, the output impedance has been treated as the stalk impedance [4] - [5] . This condition is true if transformer primary inductance and leakage inductance are negligible. However, in fast pulse circuit, they have to be considered in the design. Reference [5] showed an interesting case of output mismatch to stalk impedance. To analyze output impedance, we use zero-state analysis.
Let us define Z 1 to be the impedance of storage capacitor C S in parallel of R, and Z 2 to be the summation of Z 1 and leakage inductance L K . Then, we have the following equations: 
If we define Z 3 as the impedance of Z 2 in parallel with primary inductance L P , we have 
Further, if Z 4 is defined as the summation of Z 3 and sectional stalk inductance
Consider that the capacitance of storage capacitor has to be large in order to keep voltage constant and be able to provide high repetition rate pulse burst without recharge. In addition, the frequency spectrum of the pulse is usually in the high frequency band for pulsed power or pulsed RF applications. The impedance of C S at the high frequency range is much larger than the parallel resistor R, and hence R can be ignored. Therefore, we have the following approximation. If
Redraw the single cell circuit model in Fig. 2 with resistor R eliminated, and it becomes the circuit shown in Fig. 3 . Apply (5) into (2) and (3), we have
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Another fact is that the leakage inductance has to be very low compared to the primary inductance for an efficiently coupled core design. Therefore, if
At high frequency range the parameters can be chosen to satisfy
Then the impedance parameters Z 3 and Z4 can be simplified as following The output impedance is
This result shows that the circuit output impedance is larger than the stalk impedance due to the contribution of the leakage inductance. In order to minimize pulse reflections, the output cable and load shall match to the circuit output impedance Z rather than the stalk impedance.
Based on the result of The impedance of this N-section transmission line is Z as given in (11).
III. ESTIMATION ACCURACY AND EXAMPLE OF OUTPUT

IMPEDANCE
To demonstrate the matching effect of output impedance and stalk impedance we use an example. Note that in the following example the stalk is shorted at left end and a matching load resistor is connected to the right end. The simulation circuit is shown in Fig. 7 . Using the impedance estimation formula given in (11) and parameters in Table 1, Here we use a 100 Ω load resistor that is close enough to the estimation impedance in the first simulation. As a comparison, we used a 50 Ω load resistor that equals the impedance of the stalk in the second case. It is easy to see that using the impedance estimation formula given in this paper produces a clean and sharp pulse waveform at load. This result also validates the merit of reducing stalk impedance [5] in order to match pre-specified load impedance of 50 Ω. 
B. Accuracy of estimation
To evaluate the accuracy of the estimation, we wrote a short script in MATLAB ® . This script calculates the output impedance of the stalk based on its actual parameters and the estimated output impedance using a simplified method at each frequency of interest.
In Fig. 11 , the blue trace is the output impedance of the circuit with actual parameters and the red trace is the estimated output impedance using the formula in (11).
One can see that over the frequency range of pulse operation, the estimated parameter based on a simplified method matches well with the actual output impedance. 
IV. ESTIMATION OF PULSE RISE TIME
The output pulse is generated by slightly discharging large storage capacitors of stakes. Each stack cell has a natural resonant frequency of
and a one-way propagation time, as well as the pulse response time of
The pulses produced by each stack will travel bidirectionally and add up at load. If the inductive voltage adder is terminated at both ends with matched impedance loads, then the pulse rise time of each output pulse is
(14)
A single ended inductive adder with matched impedance load and a short at the far end will have a rise time of
A. We performed a computer simulation of the circuit used in Example 1, and its load voltage pulse rising edge verses time is shown in Fig. 12 . The pulse rise time of other stacks are also shown for illustration. Here, all switches are assumed to be ideal and closed simultaneously at 1 nano-second from time zero of simulation. 
V. CONCLUSION
The parameter estimation methods based on simplified circuit models presented in this paper are accurate and easy to use. As inductive voltage adder technology becomes popular, the design tools will be needed to help in the design and development process. In addition, a simplified model and estimation method will illustrate the design concept to customers in a clear form.
